





# **N106A Process Geometry**

Technical

Support

### Features

- Cost effective die shrink geometry
- Low gate leakage: 2.0pA @40V typical
- Low Ciss: 3.2pF typical
- Typical BVgss: -50V
- High input impedance
- High radiation tolerance
- RoHS, REACH, CMR compliant
- Small die: 231um X 334um X 203um
- Bond pads: 90um X 90um
- Substrate connected to gate
- Au back-side finish

## **InterFET Similar Geometries**

• N0001SH, N0016SH, N0016SS

### **InterFET Similar Parts**

- 2N4338, 2N4339, 2N4867, 2N4868, 2N4869, J201, J202, 2N3458, 2N3459, 2N3460
- SMP4338, SMP4339, SMP4867, SMP4868, SMP4869, SMPJ201, SMPJ202, SMP3458, SMP3459, SMP3460

## **InterFET Similar Dual Parts**

- IFN3954-8; IFN5197-9; IFNU231-5; IFNU401-6; IFNU410-2
- SMP3954-8; SMP5197-9; SMPU231-5; SMPU401-6; SMPU410-2

## Applications

- General: amplifiers; Low leakage switches; Signal mixers
- Audio: Tone control circuits; Headphone amplifiers; Audio filters; Preamplifier speaker drive; Microphone impedance transformation and drive; Phono preamplifiers
- Military/Aero: Radar and communication systems; Missiles and guidance systems; Radiation detection
- Medical: Medical imaging systems; Medical monitors and recorders; Ultrasound equipment

## Description

The InterFET N106A die is targeted for cost sensitive low noise applications. These parts are ideal for audio mic and preamplifier designs. Gate leakages are typically less than 2pA at room temperatures. Exact crosses for SST201, MMBFJ201, MMBFJ201, J201, and J202 JFETs. Available in waffle pack, matched pair waffle pack, unsawn wafer, and sawn wafer options.

Part Number	Description	Case	Packaging	
IFN201COT; IFN201ACOT;				
IFN202COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack	
IFN201CFT; IFN201ACFT;				
IFN202CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack	

#### Ordering Information Custom Part and Binning Options Available



NOTICE: Please refer to the end of this document for information on product materials, compliance, safety, and legal statements.

#### Geometry Top View



## **Standard Parts**

• IFN201A, IFN201, IFN202







# **Electrical Characteristics**

## Maximum Ratings (@ TA = 25°C, Unless otherwise specified)

	Parameters	Min	Max	Unit
VRGS	Reverse Gate to Source or Drain Voltage	-40		V
$I_{FG}$	Continuous Forward Gate Current		10	mA
ΤJ	Operating Junction Temperature	-55	150	°C
Tstg	Storage Temperature	-65	175	°C

## Static Characteristics (@ TA = 25°C, Unless otherwise specified)

	Parameters	Conditions	Min	Тур	Max	Unit
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	$I_G = -1\mu A$ , $V_{DS} = 0V$	-40	-50		V
I <sub>GSS</sub>	Gate to Source Reverse Current	$V_{GS} = -40V, V_{DS} = 0V$		-2	-100	pА
Vgs(off)	Gate to Source Cutoff Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 1nA	-0.4		-2	V
IDSS	Drain to Source Saturation Current	$V_{DS} = 10V, V_{GS} = 0V$	0.1		2	mA

## Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

	Parameters	Conditions	Min	Тур	Max	Unit
GFS	Forward Transconductance	$V_{DS} = 10V, V_{GS} = 0V,$ f = 1kHz		2		mS
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10V, V_{GS} = 0V,$ f = 1MHz		3.2		pF
Crss	Reverse Transfer Capacitance	$V_{DS} = 0V, V_{GS} = -10 V,$ f = 1MHz		1.5		pF
en	Noise Voltage	$V_{DS}$ = 4V, I <sub>D</sub> = 5mA, f = 1kHz		3.0		nV/√Hz





# **Typical Characteristics**









Technical

Support

## **Typical Characteristics (Continued)**





## **N106A Die Geometry Mechanical**

## **Raw Die Dimensions**





1. All linear dimensions are in microns (um).







# **Compliance and Legal**

#### Environment

InterFET parts follow the latest RoHS Compliance, REACH Compliance, Proposition 65 Statement, TSCA Statement, and Chemical Disposal and Waste Mitigation requirement and guidelines. For more on InterFET's Environmental Commitment please visit www.InterFET.com/environmental/.

#### **Package materials**

Parameters	SOT23	SOIC8	TO-92	Metal Case
Alloy	CDA194	С194 1/2Н	С194 1/2Н	Kovar
Cu	Balance	97% min	97% min	
Fe	2.1 - 2.6%	2.1 - 2.6%	2.1 - 2.6%	53%
Zn	0.05 – 0.2%	0.05 – 0.2%	0.05 - 0.15%	
Р	0.015 - 0.15%	0.015 - 0.15%	0.015 - 0.15%	
Pb	0.03% max	0.03% max	0.03% max	
Ni				29%
Со				17%
Mn				0.3%
Si				0.2%
С				<0.01%
Au				Plating

#### **Package tests**

Parameters SOT23		SOIC8	TO-92	Metal Case	
MSL Level 1		Level 1	N/A	N/A	
ESD	Class M4 Machine Model Class 3A HBM				

## Legal Notice

InterFET Corporation reserves the right to make corrections, enhancements, improvements, modifications, and other changes to its semiconductor products without further notice to this document and any product described herein. InterFET does not assume any liability arising out of the application or use of this document or any product described herein. Unless InterFET has explicitly designated an individual product as meeting the requirements of a particular industry standard, InterFET is not responsible for any failure to meet such industry standard requirements.

InterFET Corporation assumes no liability for a customers product design or applications. Corporate designers and others who are developing systems that incorporate InterFET products understand and agree that they remain responsible for using their independent analysis, evaluation and judgment in designing their applications. Corporate designers and others have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications with all applicable regulations, laws and other applicable requirements.

InterFET Corporation resources are provided "as is" with potential faults. InterFET disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any widespread failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights. InterFET shall not be liable for and shall not defend or indemnify designer against any claim, including but not limited to any infringement claim that relates to or is based on any combination of products even if described in InterFET resources or otherwise. In no event shall InterFET be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of InterFET resources or use thereof, and regardless of whether InterFET has been advised of the possibility of such damages.