





# IFN5911, IFN5912 Dual Matched N-Channel JFET

#### Features


- InterFET <u>N0030L Geometry</u>
- Low Noise: 4.0 nV/ $\sqrt{\text{Hz}}$  Typical
- Low Leakage: 10pA Typical
- Low Input Capacitance: 5.0 pF Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

#### Applications

- VHF Amplifiers
- Wideband Differential Amplifiers


### Description

The -25V InterFET IFN5911 and IFN 5912 JFET's are targeted for wideband differential amplifiers. Gate leakages are less than 10pA at room temperatures. The TO-78 package is hermetically sealed and suitable for military applications. Custom specifications, matching, and packaging options are available.





#### **SOIC8** Top View





#### **Product Summary**

	Parameters	IFN5911 Min	IFN5912 Min	Unit
BV <sub>GSS</sub>	Gate to Source Breakdown Voltage	-25	-25	V
I <sub>DSS</sub>	Drain to Source Saturation Current	7	7	mA
V <sub>GS(off)</sub>	Gate to Source Cutoff Voltage	-1	-1	V
GFS	Forward Transconductance	3000	3000	μS

#### Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
IFN5911; IFN5912	Through-Hole	TO-78	Bulk
SMP5911; SMP5912	Surface Mount	SOIC8	Bulk
SMP5911; SMP5912	7" Tape and Reel: Max 500 Pieces		Minimum 500 Pieces
	13" Tape and Reel: Max 2,500 Pieces	SOIC8	Tape and Reel
IFN5911COT; IFN5912COT *	Chip Orientated Tray (COT Waffle Pack)	СОТ	70/Waffle Pack
IFN5911CFT; IFN5912CFT *	Chip Face-up Tray (CFT Waffle Pack)	CFT	70/Waffle Pack

\* Bare die packaged options are designed for matched specifications but not 100% tested



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.







# **Electrical Characteristics**

Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
VRGS	Reverse Gate Source and Gate Drain Voltage	-50	V
IFG	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	250	mW
Р	Power Derating	4.3	mW/°C
Τı	Operating Junction Temperature	-55 to 150	°C
T <sub>STG</sub>	Storage Temperature	-65 to 200	°C

Support

### Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			IFN5911		IFN5912		
	Parameters	Conditions	Min	Max	Min	Max	Unit
V <sub>(BR)GSS</sub>	Gate to Source Breakdown Voltage	$I_G = -1\mu A, V_{DS} = 0V$	-25		-25		v
IGSS	Gate to Source Reverse Current	V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 25°C V <sub>GS</sub> = -15V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 150°C		-100 -250		-100 -250	pA nA
lg	Gate Operating Current	V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA, T <sub>A</sub> = 25°C V <sub>DG</sub> = 10V, I <sub>D</sub> = 5mA, T <sub>A</sub> = 125°C		-100 -100		-100 -100	pA nA
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 1nA	-1	-5	-1	-5	v
V <sub>GS</sub>	Gate Source Voltage	$V_{DS}$ = 10V, $I_D$ = 5mA	-0.3	-4	-0.3	-4	v
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{DS} = 10V, V_{GS} = 0V$ (Pulsed)	7	40	7	40	mA

#### Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)


			IFNS	5911	IFN5912		
Р	arameters	Conditions	Min	Max	Min	Max	Unit
GFS	Forward Transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 1kHz V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 100MHz	3000 3000	10000 10000	3000 3000	10000 10000	μS
G <sub>os</sub>	Output Conductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 1kHz V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 100MHz		100 150		100 150	μS
Ciss	Input Capacitance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 1MHz		5		5	pF
Crss	Reverse Capacitance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 1MHz		1.2		1.2	pF
NF	Noise Figure	$V_{DS} = 10V, I_D = 5mA, f = 10Hz, \\ R_G = 100K\Omega$		1		1	dB
en	Equivalent Circuit Input Noise Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, f = 10kHz		20		20	nV/√Hz
$ I_{G1} - I_{G2} $	Differential Gate Current	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, T <sub>A</sub> = 125°C		20		20	nA
I <sub>DSS1</sub> /I <sub>DSS2</sub>	Saturation Drain Current Ratio	$V_{DS} = 10V$ , $V_{GS} = 0V$	0.95	1	0.95	1	-
$\left V_{GS1} - V_{GS2}\right $	Differential Gate Source Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA		10		15	mV
$\frac{\left V_{GS1}-V_{GS2}\right }{\Delta T}$	Differential Gate Source Voltage with Temperature	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA, T <sub>A</sub> = -55°C, T <sub>B</sub> = 25°C T <sub>A</sub> = 25°C, T <sub>B</sub> = 125°C		2.5 2		5 4	mV/°C
gfs1/gfs2	Transconductance Ratio	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5mA	0.95	1	0.95	1	-







## **SOIC8** Mechanical and Layout Data

### **Package Outline Data**








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.21 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

### Suggested Pad Layout




- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.






# **TO-78 Mechanical and Layout Data**

### Package Outline Data



### Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Eight leaded device. Not all leads are shown in drawing views.
- 3. Some package configurations will not populate pin 8 and/or pin 7.
- 4. Package weight approximately 0.44 grams
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.