





# 2N6550 N-Channel JFET

#### Features

- InterFET <u>N0450L Geometry</u>
- Low noise: 1.0 nV/VHz typical
- High gain: 22mS typical
- Low gate leakage: 750fA typical @10V
- Low VGS(OFF): -1.0 typical
- Typical loss: 12mA
- Typical BVgss: -35V
- High radiation tolerance
- RoHS, REACH, CMR compliant
- Custom test and binning options available
- SMT, TH, and bare die package options
- Edge case SPICE modeling: InterFET SPICE

#### **Industry Standard Crosses**

• TBD

#### **InterFET Similar Parts**

• IF4500

#### **InterFET Dual Parts**

• IFN860

## Applications

General: Amplifiers; Switches; Voltage regulators;

Oscillators; Signal mixers; Noise generators

NOTE: S/D pins are interchangeable Source Drain connections


- Military/Aero: Radar; Communications; Satellites; Missiles guidance; Hydrophone Pre-Amps
- Medical: Medical imaging systems; Medical monitors and recorders; Ultrasound equipment
- Audio: Tone control circuits; Headphone amplifiers; Audio filters; Electret Microphone

#### Description

The -20V InterFET 2N6550 is targeted for sensitive amplifier stages for mid-frequencies designs. The 2N6550 has a cutoff voltage of less than 3.0V ideal for low-level power supplies. The TO-46 package is hermetically sealed and suitable for military applications.


#### Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
2N6550	Through-Hole	TO-46	Bulk
PN6550	Through-Hole	TO-92	Bulk
SMP6550	Surface Mount	SOT23	Bulk
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMP6550TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
2N6550COT	Chip Orientated Tray (COT Waffle Pack)	COT	400/Waffle Pack
2N6550CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack




TO-46 Bottom View









NOTICE: Please refer to the end of this document for information on product materials, compliance, safety, and legal statements.







# **Electrical Characteristics**

## Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	TO-46	SOT-23	TO-92	Unit
V <sub>RGS</sub>	Reverse Gate Source and Gate Drain Voltage	-20	-20	-20	V
IFG	Continuous Forward Gate Current	50	50	50	mA
PD	Continuous Device Power Dissipation <sup>1</sup>	500	350	500	mW
Р	Power Derating <sup>1</sup>	3.3	2.8	4	mW/°C
Tj	Operating Junction Temperature	-65 to 175	-55 to 150	-55 to 150	°C
Tstg	Storage Temperature	-65 to 175	-55 to 150	-55 to 150	°C

<sup>1</sup> Thermal power dissipation and derating values obtained with gate pin (substrate) thermally connected to pad and/or internal layer.

#### Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N6550			
	Parameters	Conditions	Min	Тур	Max	Unit
V(BR)GSS	Gate to Source Breakdown Voltage	$V_{DS} = 0V$ , $I_G = 10\mu A$	-20			v
I <sub>GSS</sub>	Gate to Source Reverse Current	V <sub>GS</sub> = -10V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 25°C V <sub>GS</sub> = -10V, V <sub>DS</sub> = 0V, T <sub>A</sub> = 85°C			-3 -0.1	nA μA
V <sub>GS(OFF)</sub>	Gate to Source Cutoff Voltage	V <sub>DS</sub> = 10V, I <sub>D</sub> = 0.1mA	-0.3		-3	v
I <sub>DSS</sub>	Drain to Source Saturation Current	$V_{GS} = 0V, V_{DS} = 10V$ (Pulsed)	10	100	250	mA

#### Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

	2N6550					
	Parameters	Conditions	Min	Тур	Max	Unit
GFS	Forward Transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 1kHz	25		150	mS
Gos	Output Conductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 1kHz			150	μS
Ciss	Input Capacitance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 10mA, f = 140kHz		30	35	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	V <sub>DS</sub> = 10V, f = 140kHz		10	20	pF
en	Equivalent Input Noise Voltage	$V_{DS} = 5V$ , $I_D = 10$ mA, f = 10Hz $V_{DS} = 5V$ , $I_D = 10$ mA, f = 1kHz		6 1.4	10 2	nV/√Hz
<b>e</b> n Total	Equivalent Total Input Noise Voltage	$V_{DS}$ = 5V, $I_D$ = 10mA, f = 10kHz to 20kHz		0.4	0.6	μVrms
İn	Equivalent Input Noise Current	$R_{S}$ < 100 k $\Omega$ , f = 1kHz		0.1		pA/√Hz








Order

Now

## **Typical 2N6550 Characteristics**








Order Now

Technical

Support

## Typical 2N6550 Characteristics (Continued)





Technical

Support


Order


Now




# SOT23 (TO-236AB) Mechanical and Layout Data


#### **Package Outline Data**





## **Suggested Pad Layout**





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.






Order

Now


# 2N6550

# **TO-46 Mechanical and Layout Data**

## **Package Outline Data**



## Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.23 grams
- 3. Bulk product is shipped in standard ESD shipping material
- 4. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.







Order

Now


## **TO-92 Mechanical and Layout Data**


## **Package Outline Data**





## Suggested Through-Hole Layout





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.19 grams
- 3. Molded plastic case UL 94V-0 rated
- 4. Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.







# **Compliance and Legal**

#### Environment

InterFET parts follow the latest RoHS Compliance, REACH Compliance, Proposition 65 Statement, TSCA Statement, and Chemical Disposal and Waste Mitigation requirement and guidelines. For more on InterFET's Environmental Commitment please visit <a href="https://www.lnterFET.com/environmental/">www.lnterFET.com/environmental/</a>.

#### **Package materials**

Parameters	SOT23	SOIC8	TO-92	Metal Case
Alloy	CDA194	C194 1/2H	С194 1/2Н	Kovar
Cu	Balance	97% min	97% min	
Fe	2.1 - 2.6%	2.1 - 2.6%	2.1 - 2.6%	53%
Zn	0.05 - 0.2%	0.05 – 0.2%	0.05 - 0.15%	
Р	0.015 – 0.15%	0.015 - 0.15%	0.015 - 0.15%	
Pb	0.03% max	0.03% max	0.03% max	
Ni				29%
Со				17%
Mn				0.3%
Si				0.2%
С				<0.01%
Au				Plating

#### **Package tests**

Parameters	SOT23	SOIC8	TO-92	Metal Case
MSL	Level 1	Level 1	N/A	N/A
ESD		Class M4 Machine Model	Class M4 Machine Model	Class M4 Machine Model
	Class 3A HBM	Class 3A HBM	Class 3A HBM	Class 3A HBM

## Legal Notice

InterFET Corporation reserves the right to make corrections, enhancements, improvements, modifications, and other changes to its semiconductor products without further notice to this document and any product described herein. InterFET does not assume any liability arising out of the application or use of this document or any product described herein. Unless InterFET has explicitly designated an individual product as meeting the requirements of a particular industry standard, InterFET is not responsible for any failure to meet such industry standard requirements.

InterFET Corporation assumes no liability for a customers product design or applications. Corporate designers and others who are developing systems that incorporate InterFET products understand and agree that they remain responsible for using their independent analysis, evaluation and judgment in designing their applications. Corporate designers and others have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications with all applicable regulations, laws and other applicable requirements.

InterFET Corporation resources are provided "as is" with potential faults. InterFET disclaims all other warranties or representations, express or implied, regarding resources or use thereof, including but not limited to accuracy or completeness, title, any widespread failure warranty and any implied warranties of merchantability, fitness for a particular purpose, and non-infringement of any third party intellectual property rights. InterFET shall not be liable for and shall not defend or indemnify designer against any claim, including but not limited to any infringement claim that relates to or is based on any combination of products even if described in InterFET resources or otherwise. In no event shall InterFET be liable for any actual, direct, special, collateral, indirect, punitive, incidental, consequential or exemplary damages in connection with or arising out of InterFET resources or use thereof, and regardless of whether InterFET has been advised of the possibility of such damages.